

A Flexible ASIC-oriented Design for a Full NTRU Accelerator

Francesco Antognazza, Alessandro Barenghi, Gerardo Pelosi, Ruggero Susella

ASP-DAC 2023, Tokyo

Background

NTRU KEM hard problem:

- given a poly h = g⁻¹ · f, find f and g with small coefficients
- can be reduced to solve SVP or CVP over a lattice

Main features:

- faster than RSA
- 699-1230 B public key/ciphertext
- patent-free

Standards and applications:

- IEEE 1363.1 (NTRU ver. 2008)
- mainline in OpenSSH (NTRU Prime NIST 2022)
- ongoing IETF RFC preparation (NTRU HPS/HRSS NIST 2022)





Background

Challenges and goals

- NTRU candidate in NIST PQC contest: NTRU HPS (AES-{128.192.256}) equiv. params) and NTRU HRSS (AES-192 equiv. params.)
- flexible architecture to perform a design space exploration
 - completely decoupled modules to easily replace any algorithm
 - modules scaling performance with the memory bus widths
- target an ASIC oriented design

Results improving state-of-the-art

- the latency and Area×Time products of our speed-oriented FPGA designs outperform current state-of-the-art solutions
- area optimized design only 20% larger than the inner SHA-3 module

e.g. for encap ntruhps2048677 462 kCC @ 750 MHz vs. 820 kCC @ 24 MHz ARM C-M4 [1]

speed oriented design against Intel Xeon E3-1220 (Haswell) [2]

more than $1.47 \times$ (encap) and $2.19 \times$ (decap) for NTRU HPS

Outline

- 1. NTRU parameters
- 2. Encapsulation and decapsulation algorithms
- 3. Arithmetic modules in the polynomial ring $\mathcal{R}_q = \mathbb{Z}_q/\langle x^n 1 \rangle$
 - adder
 Iift/embed
 - multiplier
 sampler
- 4. Scheduling of encap and decap inner operations
- 5. Design Space Exploration results
- 6. Conclusions

ASP-DAC 2023, Tokyo Francesco Antognazza A Flexible ASIC-oriented Design for a Full NTRU Accelerator

NTRU makes use of arithmetic in the quotient polynomial ring $\mathcal{R} = \mathbb{Z}[x] / \langle x^n - 1 \rangle$ with $(x^n - 1) = \Phi_1 \Phi_n$ $n \in \{509, 677, 701, 821\}$ primes $\Rightarrow \Phi_1 \Phi_n$ are irreducible $\mathbf{f} \in \mathcal{R}, \mathbf{f} = f_{n-1}x^{n-1} + \ldots + f_0$ equiv. to $\mathbf{f} \in \mathbb{Z}^n, \mathbf{f} = (f_{n-1}, \cdots, f_0)$

NTRU makes use of arithmetic in the quotient polynomial ring $\mathcal{R} = \mathbb{Z}[x] / \langle x^n - 1 \rangle$ with $(x^n - 1) = \Phi_1 \Phi_n$ $n \in \{509, 677, 701, 821\}$ primes $\Rightarrow \Phi_1 \Phi_n$ are irreducible $\mathbf{f} \in \mathcal{R}, \mathbf{f} = f_{n-1}x^{n-1} + \ldots + f_0$ equiv. to $\mathbf{f} \in \mathbb{Z}^n, \mathbf{f} = (f_{n-1}, \cdots, f_0)$ The inner workings of the scheme are over: $\mathcal{R}_q = \mathbb{Z}_q[x] / \langle \Phi_1 \Phi_n \rangle$ $\mathcal{S}_q = \mathbb{Z}_q[x] / \langle \Phi_n \rangle$ $\mathcal{S}_p = \mathbb{Z}_p[x] / \langle \Phi_n \rangle$

NTRU makes use of arithmetic in the quotient polynomial ring

$$\mathcal{R} = \mathbb{Z}[x] / \langle x^n - 1 \rangle$$
 with $(x^n - 1) = \Phi_1 \Phi_n$

 $n \in \{509, 677, 701, 821\} \ \mathrm{primes} \Rightarrow \Phi_1 \Phi_n \ \mathrm{are \ irreducible}$

$$\begin{split} \mathbf{f} \in \mathcal{R}, \mathbf{f} &= f_{n-1} x^{n-1} + \ldots + f_0 \text{ equiv. to } \mathbf{f} \in \mathbb{Z}^n, \mathbf{f} = (f_{n-1}, \cdots, f_0) \\ \text{The inner workings of the scheme are over:} \\ \mathcal{R}_q &= \mathbb{Z}_q \left[x \right] / \left< \Phi_1 \Phi_n \right> \qquad \mathcal{S}_q = \mathbb{Z}_q \left[x \right] / \left< \Phi_n \right> \qquad \mathcal{S}_p = \mathbb{Z}_p \left[x \right] / \left< \Phi_n \right> \end{aligned}$$

- large polynomial: coefficients in \mathbb{Z}_q , $q \in \{2048, 4096, 8192\}$
- small polynomial: coefficients in Z_p = Z₃
 - fixed-weight: exhibit $d \in \{127, 255\}$ coefficients eq. to 1 and -1
 - variable-weight: unconstrained number of non-null coefficients

NTRU makes use of arithmetic in the quotient polynomial ring

$$\mathcal{R} = \mathbb{Z}[x] / \langle x^n - 1 \rangle$$
 with $(x^n - 1) = \Phi_1 \Phi_n$

 $n \in \{509, 677, 701, 821\} \ \mathrm{primes} \Rightarrow \Phi_1 \Phi_n \ \mathrm{are \ irreducible}$

$$\begin{split} \mathbf{f} \in \mathcal{R}, \mathbf{f} &= f_{n-1} x^{n-1} + \ldots + f_0 \text{ equiv. to } \mathbf{f} \in \mathbb{Z}^n, \mathbf{f} = (f_{n-1}, \cdots, f_0) \\ \text{The inner workings of the scheme are over:} \\ \mathcal{R}_q &= \mathbb{Z}_q \left[x \right] / \left< \Phi_1 \Phi_n \right> \qquad \mathcal{S}_q = \mathbb{Z}_q \left[x \right] / \left< \Phi_n \right> \qquad \mathcal{S}_p = \mathbb{Z}_p \left[x \right] / \left< \Phi_n \right> \end{aligned}$$

- large polynomial: coefficients in \mathbb{Z}_q , $q \in \{2048, 4096, 8192\}$
- **small** polynomial: coefficients in $\mathbb{Z}_p = \mathbb{Z}_3$
 - fixed-weight: exhibit $d \in \{127, 255\}$ coefficients eq. to 1 and -1
 - variable-weight: unconstrained number of non-null coefficients

Further constraints to make a deterministic cryptographic scheme:

■ $gcd(p,q) = 1, p \ll q$ ■ q > (6d+1)p

NTRU makes use of arithmetic in the quotient polynomial ring

$$\mathcal{R} = \mathbb{Z}[x] / \langle x^n - 1 \rangle$$
 with $(x^n - 1) = \Phi_1 \Phi_n$

 $n \in \{509, 677, 701, 821\} \ \mathrm{primes} \Rightarrow \Phi_1 \Phi_n \ \mathrm{are \ irreducible}$

$$\begin{split} \mathbf{f} \in \mathcal{R}, \mathbf{f} &= f_{n-1} x^{n-1} + \ldots + f_0 \text{ equiv. to } \mathbf{f} \in \mathbb{Z}^n, \mathbf{f} = (f_{n-1}, \cdots, f_0) \\ \text{The inner workings of the scheme are over:} \\ \mathcal{R}_q &= \mathbb{Z}_q \left[x \right] / \left< \Phi_1 \Phi_n \right> \qquad \mathcal{S}_q = \mathbb{Z}_q \left[x \right] / \left< \Phi_n \right> \qquad \mathcal{S}_p = \mathbb{Z}_p \left[x \right] / \left< \Phi_n \right> \end{aligned}$$

- large polynomial: coefficients in \mathbb{Z}_q , $q \in \{2048, 4096, 8192\}$
- **small** polynomial: coefficients in $\mathbb{Z}_p = \mathbb{Z}_3$
 - fixed-weight: exhibit $d \in \{127, 255\}$ coefficients eq. to 1 and -1
 - variable-weight: unconstrained number of non-null coefficients

Further constraints to make a deterministic cryptographic scheme:

■ $gcd(p,q) = 1, p \ll q$ ■ q > (6d+1)p

The NTRU KEM scheme employs $k_{pub} = \mathbf{h}$, with $\mathbf{h} = \mathbf{g}^{-1} \cdot \mathbf{f}$, where \mathbf{f} and \mathbf{g} are small polys and \mathbf{h} is a large poly, $k_{priv} = \mathbf{f}$

Encap and decap algorithms

Key Encapsulation Mechanism (KEM)

Encapsulation

```
Input: public key: h^{pkd}

Output: ciphertext c^{pkd}

session key: k kept by sender

coins \stackrel{\$}{\leftarrow} \{0,1\}^{320}

(\mathbf{r}, \mathbf{m}) \leftarrow SAMPLE\_rm(coins) /* sample of two random small polynomials */

r^{pkd} \leftarrow PACK_{\rho}(\mathbf{r}), m^{pkd} \leftarrow PACK_{\rho}(\mathbf{m})

k \leftarrow SHA3-256(r^{pkd})|m^{pkd})

\mathbf{h} \leftarrow UNPACK_{q}(h^{pkd})

\mathbf{m}' \leftarrow Lift(\mathbf{m}) /* Lift to \mathcal{R}_{q} ring */

\mathbf{c} \leftarrow (\mathbf{r} \circledast \mathbf{h} + \mathbf{m}') \mod (q, x^{n} - 1) /* small-by-large multiplication, addition */

c^{pkd} \leftarrow PACK_{q}(c)

return c^{pkd}, k
```

Polynomials	HPS	HRSS
r	variable-weight	variable-weight
m	fixed-weight (d)	variable-weight

Decapsulation

Input: private key: f_p^{pkd} , f_p^{pkd} , h_q^{pkd} , 256-bit string *s* ciphertext: c^{pkd} Output: session key: k kept by receiver $\mathbf{f} \leftarrow \mathsf{UNPACK}_{\rho}(f^{\mathrm{pkd}}), \mathbf{f}_{\rho} \leftarrow \mathsf{UNPACK}_{\rho}(f^{\mathrm{pkd}}_{\rho})$ $\mathbf{h}_{a} \leftarrow \mathsf{UNPACK}_{a}(h_{a}^{\mathrm{pkd}}), \mathbf{c} \leftarrow \mathsf{UNPACK}_{a}(c^{\mathrm{pkd}})$ $\mathbf{a} \leftarrow (\mathbf{c} \circledast \mathbf{f}) \mod (q, x^n - 1)$ /* small-by-large multiplication */ $\mathbf{m} \leftarrow (\mathbf{a} \circledast \mathbf{f}_p) \mod (p, \Phi_n)$ /* small-by-large multiplication */ $\mathbf{m}' \leftarrow \text{Lift}(\mathbf{m})$ /* Lift to \mathcal{R}_{σ} ring */ $\mathbf{r} \leftarrow ((\mathbf{c} - \mathbf{m}') \otimes \mathbf{h}_q) \mod (q, \Phi_n)$ /* subtraction, large-by-large multiplication $r^{\text{pkd}} \leftarrow \text{PACK}_{p}(\mathbf{r}), m^{\text{pkd}} \leftarrow \text{PACK}_{p}(\mathbf{m})$ $k_1 \leftarrow \mathsf{SHA3-256}(r^{\mathrm{pkd}}||m^{\mathrm{pkd}}), k_2 \leftarrow \mathsf{SHA3-256}(s||c^{\mathrm{pkd}})$ if $\mathbf{c} \not\equiv 0 \mod (q, \Phi_1) \lor (\mathbf{r}, \mathbf{m}) \notin \mathcal{L}_r \times \mathcal{L}_m$ then return k_1 else return k_2

Arithmetic modules in the polynomial ring $\mathcal{R}_q = \mathbb{Z}_q / \langle x^n - 1 \rangle$

Arithmetic in polynomial ring $\mathcal{R}_q = \mathbb{Z}_q / \langle x^n - 1 \rangle$

Polynomial addition

Let **a**, **b** be two polynomials in \mathcal{R}_q , their sum **c** = **a** + **b** has coefficients

$$c_k \equiv_q a_k + b_k, \quad \forall k \in \{0, \dots, n-1\}$$

Polynomial product (circular convolution)

Let **a**, **b** be two polynomials in \mathcal{R}_q , their product **c** = **a** \circledast **b** has coefficients

$$c_k \equiv_q \sum_{i+j \equiv k \mod n} a_i \cdot b_j, \quad \forall k \in \{0, \dots, n-1\}$$

Operands and result are stored in three simple dual port memories

Polynomial multiplier in $\mathcal{R}_q = \mathbb{Z}_q / \langle x^n - 1 \rangle$ - Comba algorithm ⁸

Computes results in \mathcal{R}_q with minimum write access number Input: $\mathbf{a} \in \mathcal{R}_a$, $\mathbf{b} \in \mathcal{R}_a$ Output: $\mathbf{c} \in \mathcal{R}_q \mid \mathbf{c} = \mathbf{a} \circledast \mathbf{b}$ for i := 0 to (n - 1) do $c_i \leftarrow \sum_{k=0}^i a_k \cdot b_{i-k}$ for i := n to (2n - 2) do $c_{i-n} \leftarrow c_{i-n} + \sum_{k=i+1-n}^{n-1} a_k \cdot b_{i-k}$ return c MUI a Cι ADD accumulato



Francesco Antognazza

Polynomial multiplier in $\mathcal{R}_q = \mathbb{Z}_q / \langle x^n - 1 \rangle$ - x-net algorithm

c = **a** ⊛ **b**, **a** copied in FFs **c** in FFs copied to memory

One coeff. of **b** processed per CC by *n* MAC units

Input: $\mathbf{a} \in \mathcal{R}_q$, $\mathbf{b} \in \mathcal{R}_q$ Output: $\mathbf{c} \in \mathcal{R}_q \mid \mathbf{c} = \mathbf{a} \otimes \mathbf{b}$ forall c_i in \mathbf{c} do $c_i \leftarrow 0$ for j := n - 1 to 0 do $\mid \begin{array}{c} \mathbf{parallel} \text{ for } i := 0 \text{ to } n - 1 \text{ do} \\ \mid c_{(i+j) \mod n} \leftarrow c_{(i+j) \mod n} + a_i \cdot b_j \\ \text{return } \mathbf{c} \end{cases}$





9

Polynomial multiplier in $\mathcal{R}_q = \mathbb{Z}_q / \langle x^n - 1 \rangle$ - x-net algorithm

Reduction in \mathcal{R}_q , *i.e.* mod $x^n - 1$, is performed at every CC by adopting a LFSR structure with a trivial feedback network

9



The modular multiplication between polynomials with n coefficients is performed in n CC

Realizing a small by large polynomial multiplication

 $\mathbf{c} = \mathbf{a} \circledast \mathbf{b}$ $\mathbf{a} \in \mathcal{R}_{p} = \mathbb{Z}_{3}[x]/\langle x^{n} - 1 \rangle$ $\mathbf{b}, \mathbf{c} \in \mathcal{R}_{q}$

• replace the scalar multiplier with a MUX selecting among $\{-b_i, 0, b_i\}$

x-net based multiplier

- copy the small polynomial a locally into the LFSR
- load multiple a coeff. per clock cycle
- compute once $-b_i$ and distribute $\{-b_i, b_i\}$ to the mul. units
- mitigate net delay of distributing a single b coeff. per CC by replicating control and data registers



Lift

NTRU HPS and HRSS actually use three polynomial rings:

$$\mathcal{R}_{q} = \mathbb{Z}_{q}\left[x\right] / \left\langle \Phi_{1} \Phi_{n} \right\rangle \qquad \mathcal{S}_{q} = \mathbb{Z}_{q}\left[x\right] / \left\langle \Phi_{n} \right\rangle \qquad \mathcal{S}_{p} = \mathbb{Z}_{p}\left[x\right] / \left\langle \Phi_{n} \right\rangle$$

The Lift operation maps elements $\mathbf{a} \in S_p$ in larger rings \mathcal{R}_q such that

$$\mathbf{a}' \leftarrow \texttt{Lift}(\mathbf{a}) \Rightarrow \mathbf{a}' \mod (p, \Phi_n) = \mathbf{a}$$

In HPS a Lift is the sign extension of the coefficients, whereas in HRSS

Lift :
$$\mathbf{a} \rightarrow \Phi_1 \cdot ((\mathbf{a}/\Phi_1) \mod (p, \Phi_n))$$

Embed

Two maps are used, taking an element *a* from the larger ring \mathcal{R}_q to the smaller ones \mathcal{S}_q and \mathcal{S}_p , performing **a** mod (q, Φ_n) and **a** mod (p, Φ_n) , respectively

Computing lift $S_{\rho} \mapsto \mathcal{R}_{q}$

We implemented the algorithm of the NTRU HRSS paper of Hülsing et al. [3], which computes Lift as a sequence of additions

Input: $\mathbf{a} \in S_p, p = 3$ Output: $\mathbf{b} \in \mathcal{R}_q \mid \mathbf{b} \mod (p, \Phi_n) = \mathbf{a}$ for i := 0 to (n-2) do $\mid c_i \leftarrow (1-i) \mod p \quad \triangleright \mathbf{c} \leftarrow 1/\Phi_1 \mod (p, \Phi_n)$ for NTRU parameters; dynamically generated for i := 0 to (p-1) do $\mid d_i \leftarrow \langle x^i \bar{\mathbf{c}}, \mathbf{a} \rangle \quad \triangleright 3$ inner-product as sum or sub of \mathbf{a} coeff.; $x^i \bar{\mathbf{c}} \in \{-1, 0, 1\}$ as p = 3for i := p to (n-1) do $\mid d_i \leftarrow d_{i-p} - \sum_{j=0}^{p-1} a_{i-j}$ $d_0 \leftarrow d_0 - d_{n-1} \mod p$ $b_0 \leftarrow -d_0$ for i := 1 to (n-1) do $\mid d_i \leftarrow d_i - d_{n-1} \mod p$ $b_i \leftarrow d_{i-1} - d_i \mod q$ return \mathbf{b}

2 poly multiplications are executed as 8n scalar additions/subtractions

Moving from ring \mathcal{R} to \mathcal{S} is efficiently performed subtracting the coefficient with highest grade x^{n-1} to all the others

If $S = S_p$ the coefficient-wise reductions modulo p are computed with a pipelined Mersenne prime reduction algorithm (with p = 3 it exhibits smallest area)



Random polynomial in S_p from a uniform distribution of coins 14

Polynomials	HPS	HRSS			
r	variable-weight	variable-weight			
m	fixed-weight (d)	variable-weight			

Random polynomial in S_{ρ} from a uniform distribution of coins ¹⁴

Polynomials	HPS	HRSS
r	variable-weight	variable-weight
m	fixed-weight (d)	variable-weight

Variable-weight small polynomials

Two strategy for sampling each small ternary coefficients:

- reduce an 8-bit number modulo 3 through a Mersenne prime algorithm (constant execution time, approximated uniform distribution)
- rejection of the single invalid encoding in a 2-bit number (fewer bits from PRNG, perfect uniform distribution, variable execution time)

In both cases, the parallel computation of more than one coefficient is limited only by the pressure onto the PRNG

Random polynomial in S_{ρ} from a uniform distribution of coins ¹⁴

Polynomials	HPS	HRSS
r	variable-weight	variable-weight
m	fixed-weight (d)	variable-weight

Variable-weight small polynomials

Two strategy for sampling each small ternary coefficients:

- reduce an 8-bit number modulo 3 through a Mersenne prime algorithm (constant execution time, approximated uniform distribution)
- rejection of the single invalid encoding in a 2-bit number (fewer bits from PRNG, perfect uniform distribution, variable execution time)

In both cases, the parallel computation of more than one coefficient is limited only by the pressure onto the PRNG

Fixed-weight small polynomials

Generate a polynomial with the first d coefficients set as 1, and the following d coefficients set as -1, then scramble it

When caches are not in use, the Fisher-Yates shuffle algorithm is safe to use as memory has a constant time access

ASP-DAC 2023, Tokyo

Scheduling of encap and decap

Memory constraints



Memory access constraint (memory port binding)

Memory constraints



Memory access constraint (memory port binding)



ASP-DAC 2023, Tokyo

Encapsulation



Figure: Schedule of the NTRU KEM with a x-net multiplier (x axis represents the CC)

ASP-DAC 2023, Tokyo Francesco Antognazza A Flexible ASIC-oriented Design for a Full NTRU Accelerator

Encapsulation



Figure: Schedule of the NTRU KEM with a x-net multiplier (x axis represents the CC)

Decapsulation



Figure: Schedule of the NTRU HPS KEM with a x-net multiplier (x axis represents the CC)

ASP-DAC 2023, Tokyo

Design Space Exploration results

ASP-DAC 2023, Tokyo Francesco Antognazza A Flexible ASIC-oriented Design for a Full NTRU Accelerator

We have conducted a Design Space Exploration for the encapsulation and decapsulation operations on a ZYNQ UltraScale+ FPGA to compare with the current state-of-the-art, separating the top-level modules of encap and decap

DSE parameters:

- all NTRU NIST parameter sets
- x-net and Comba polynomial multiplier algorithms
- variable-weight sampler based on rejection or modulo algorithms
- varying the memory access width per arithmetic unit component

Design space exploration on FPGA - NTRU KEM encapsulation ¹⁹

Table: **DSE of encapsulation** module for Security Level 3 (equiv. AES-192) NTRU HPS and HRSS. Parameters: multiplier architecture (Comba, *x*-net); transfer width (tw) for multiplier input operand (op1) and result (res), adder, session key generator (skg); polynomial sampler (Modulo, Rejection). Target frequencies reached: **400 MHz**, Area-Time product as latency (μ s) × kSlice

$\mathcal{R}_{p} \times$	$\mathcal{R}_p \times \mathcal{R}_q$ multiplier $ $		sam	pler	add	skg	g lift NTRU		Late	ency		Ar	ea		AT
arch	op1 tw	res tw	alg	tw	tw	tw	tw	variant	CC	μs	LUT	FF	Slice	BRAM	prod.
x-net	1	1	M	2	1	4	/	hps2048677	6435	16.08	23171	13772	4122	4.0	66
x-net	1	1	R	2	1	4	/	hps2048677	6465	16.16	23117	13716	4051	4.0	65
x-net	4	2	M	2	2	4	/	hps2048677	6097	15.24	23357	13824	4219	5.0	64
x-net	4	2	R	2	2	4	/	hps2048677	6127	15.31	23543	13805	4471	5.0	68
x-net	8	4	М	4	4	4	/	hps2048677	5928	14.82	24664	13902	4509	8.5	66
x-net	8	4	R	4	4	4	/	hps2048677	5947	14.86	24562	13760	4456	8.5	66
x-net	8	4	M	4	8	4	/	hps2048677	5843	14.60	24817	13923	4378	12.5	63
x-net	8	4	R	4	8	4	/	hps2048677	5862	14.65	24387	13817	4116	12.5	60
Comba	1	1	R	1	1	1	/	hps2048677	462079	1155.20	8221	4828	1215	1.5	1403
x-net	1	1	M	2	1	4	1	hrss701	4542	11.35	26350	15653	4499	6.5	51
x-net	1	1	R	2	1	4	1	hrss701	4542	11.35	26255	15534	4465	6.5	50
x-net	4	2	M	2	2	4	2	hrss701	3317	8.29	27881	15690	4809	6.5	39
x-net	4	2	R	2	2	4	2	hrss701	3317	8.29	27731	15634	4885	6.5	40
x-net	8	4	M	4	4	4	4	hrss701	2879	7.19	28561	16005	4949	9.0	35
x-net	8	4	R	4	4	4	4	hrss701	2879	7.19	27898	15743	4708	9.0	33
x-net	8	4	M	4	8	4	4	hrss701	2791	6.97	28563	15934	4821	13.0	33
x-net	8	4	R	4	8	4	4	hrss701	2791	6.97	28041	15689	4605	13.0	32
Comba	1	1	R	1	1	1	1	hrss701	495312	1238.28	7978	4917	1324	2.0	1639

For reference, the area occupied by the Keccak-512 module included in the result figures is 5368 LUTs and 2713 FFs

ASP-DAC 2023, Tokyo

Table: **DSE of decapsulation** module for Security Level 3 (equiv. AES-192) NTRU HPS and HRSS. Parameters: multiplier architecture (Comba, x-net); transfer width (tw) for multiplier input operand (op1) and result (res), adder, session key generator (skg), validator (val). Target frequencies reached: **350 MHz** (x-net) and **400 MHz** (Comba). Area-Time product computed as latency (μ s) × kSlice

$\mathcal{R}_{q} \times$	\mathcal{R}_q multiplier		\mathcal{R}_q multiplier		\mathcal{R}_q multiplier		add	skg	val	Il lift NTRU		Latency		Area					AT
arch	op1 tw	res tw	tw	tw	tw	tw	variant	cc	μs	LUT	FF	Slice	DSP	BRAM	prod.				
x-net	1	1	1	1	1	/	hps2048677	10048	30.65	15430	20648	4691	701	2.5	143				
x-net	2	2	2	2	2	/	hps2048677	7686	21.95	22689	20059	4977	701	3.5	109				
x-net	4	4	4	4	4	1	hps2048677	6163	17.60	23689	21286	5426	701	6.0	95				
Comba	1	1	1	1	1	/	hps2048677	1385714	3958.98	8360	4705	1193	1	2.5	4723				
x-net	1	1	1	1	1	1	hrss701	13351	38.14	17882	24300	5682	701	2.5	216				
x-net	2	2	2	2	2	2	hrss701	9514	27.18	27342	24522	6197	701	3.5	168				
x-net	4	4	4	4	4	4	hrss701	7606	21.73	28139	25101	6476	701	6.0	140				
Comba	1	1	1	1	1	1	hrss701	1487552	4249.93	8436	4813	1292	1	2.5	5490				

For reference, the area occupied by the Keccak-512 module included in the result figures is 5368 LUTs and 2713 FFs

First ASIC implementation results using a 40 nm library

Mul.	NTRU		Area (10 ³ μm ²)										
type	Variant	add	sample	Keccak	$q \ \mathbf{pack}$	k gen	$\mathcal{R}_{p} imes \mathcal{R}_{q}$	q unp.	lift	Total	μs		
	hps2048509	0.66	2.76	39.12	1.12	2.64	90.40	1.41	-	140.19	6.2		
	hps2048677	0.68	2.97	39.16	1.11	2.67	120.44	1.41	-	170.44	8.4		
x-net	hps4096821	0.73	2.95	39.28	0.82	2.68	161.21	1.07	-	211.05	10.2		
	hrss701	0.83	1.36	40.24	1.26	2.67	148.91	1.54	1.87	201.15	4.1		
	hps2048509	0.39	2.92	41.56	1.14	1.63	1.22	1.39	-	51.52	349.2		
Cam	hps2048677	0.42	3.01	40.06	1.13	1.65	1.30	1.40	-	50.30	616.1		
Com.	hps4096821	0.44	3.00	40.29	0.82	1.67	1.31	1.07	-	49.91	904.7		
	hrss701	0.47	2.40	40.96	1.35	1.68	1.36	1.52	1.22	52.43	660.4		

Table: encapsulation reached 750 and 700 MHz for area constrained and fast designs, respectively

Table: decapsulation reached 750 and 650 MHz for area constrained and fast designs, respectively

Mul	NTRU	Area (10 ³ μm ²)										
type	Variant	bhe	Keccak	<i>k</i> 1	k ₂	$\mathcal{R}_q imes \mathcal{R}_q$	unp	ack	tehilev	lift	Total	Latency
type	variant	auu	Rectar	gen.	gen.	mult.	р	q	vanuat.	mit	Iotai	μs
	hps2048509	0.78	40.60	0.68	2.67	268.95	1.02	1.54	0.21	-	320.06	7.1
v not	hps2048677	0.81	40.10	0.72	2.70	359.13	1.06	1.52	0.26	-	410.03	9.4
x-net	hps4096821	0.81	38.96	0.71	2.66	495.69	1.07	1.17	0.28	-	517.80	11.5
	hrss701	0.91	40.71	0.72	2.71	507.23	1.05	1.66	0.25	1.72	561.02	11.7
	hps2048509	0.42	41.46	0.67	1.64	1.59	1.08	1.51	0.31	-	51.45	1047.1
Com	hps2048677	0.45	40.70	0.71	1.68	2.38	1.05	1.48	0.29	-	50.74	1847.6
Com.	hps4096821	0.46	40.14	0.72	1.68	2.49	1.07	1.17	0.30	-	50.08	2713.5
	hrss701	0.50	40.33	0.71	1.69	2.66	1.09	1.63	0.31	1.14	52.26	1983.4

ASP-DAC 2023, Tokyo

Francesco Antognazza

A Flexible ASIC-oriented Design for a Full NTRU Accelerator

Comparison with the state-of-the-art

Table: Comparison of our best speed-oriented solution to [4] and [5] on a ZYNQ UltraScale+

NTRU KEM encapsulation												
Sec.	NTRU	Work	Freq			Area		Late	ncy	AT		
Ivi.	Variant	HOIN		LUT	FF	Slice	DSP	BRAM	CC	μs	prod.	
1	hps2048509	Our	400	19379	11663	3585	0	8.5	4384	10.9	39	
	hm = 20 / 96 77	Our	400	24664	13902	4509	0	8.5	5928	14.8	66	
	11ps2040077	[4]	250	26325	17568	4638	0	5	3687	14.8	68	
3	hmaa701	Our	400	28396	15894	4699	0	9.0	2879	7.2	33	
	11155701	[4]	300	31494	25120	6652	0	2.5	2219	7.4	49	
	sntrup761	[5]	289	31996	22425	5381	6	4.5	5007	17.3	93	
-		Our	400	29637	16634	4978	0	9.0	7181	17.9	89	
5	hps4096821	[4]	250	33698	30551	7370	0	5.5	4576	18.3	134	
NTRU KEM decapsulation												
			N	TRU KE	M deca	psulat	ion					
Sec.	NTRU		N ⁻	TRU KE	M deca	psulat Area	ion		Late	ncy	AT	
Sec. Ivl.	NTRU Variant	Work	N [.] Freq	TRU KE LUT	M deca	psulat Area Slice	tion DSP	BRAM	Late CC	ncy μs	AT prod.	
Sec. Ivl.	NTRU Variant	Work Our	N ⁻ Freq 350	LUT 20051	FF 17379	psulat Area Slice 4472	DSP	BRAM	Late CC 4678	ncy μs 13.3	AT prod. 59	
Sec. Ivl.	NTRU Variant	Work Our Our	N ⁻ Freq 350 350	LUT 20051 23689	FF 17379 21286	Area Slice 4472 5426	DSP 509 677	BRAM 5.5	Late CC 4678 6163	ncy μs 13.3 17.6	AT prod. 59 95	
Sec. Ivl.	NTRU Variant hps2048509 hps2048677	Work Our Our [4]	N ⁻ Freq 350 350 300	LUT 20051 23689 29935	FF 17379 21286 19511	Area Slice 4472 5426 5217	DSP 509 677 45	BRAM 5.5 6.0 2.5	Late CC 4678 6163 7522	ncy μs 13.3 17.6 25.1	AT prod. 59 95 130	
Sec. Ivl. 1	NTRU Variant hps2048509 hps2048677	Work Our Our [4] Our	N ⁻ Freq 350 350 300 350	LUT 20051 23689 29935 27790	FF 17379 21286 19511 24979	Area Slice 4472 5426 5217 6257	DSP 509 677 45 701	BRAM 5.5 6.0 2.5 6.0	Late CC 4678 6163 7522 7606	ncy μs 13.3 17.6 25.1 21.7	AT prod. 59 95 130 135	
Sec. Ivl. 1	NTRU Variant hps2048509 hps2048677 hrss701	Work Our [4] Our [4]	N [*] Freq 350 350 300 350 300	LUT 20051 23689 29935 27790 37702	FF 17379 21286 19511 24979 34441	psulat Area Slice 4472 5426 5217 6257 8032	DSP 509 677 45 701 45	BRAM 5.5 6.0 2.5 6.0 2.5	Late CC 4678 6163 7522 7606 8826	ncy μs 13.3 17.6 25.1 21.7 29.4	AT prod. 59 95 130 135 236	
Sec. Ivl. 1	NTRU Variant hps2048509 hps2048677 hrss701 sntrup761	Work Our [4] Our [4] [5]	N [*] Freq 350 350 300 350 300 285	LUT 20051 23689 29935 27790 37702 32301	FF 17379 21286 19511 24979 34441 22724	Area Slice 4472 5426 5217 6257 8032 5432	iion DSP 509 677 45 701 45 9	BRAM 5.5 6.0 2.5 6.0 2.5 3.5	Late CC 4678 6163 7522 7606 8826 10989	ncy μs 13.3 17.6 25.1 21.7 29.4 38.6	AT prod. 59 95 130 135 236 209	
Sec. Ivl. 1	NTRU Variant hps2048509 hps2048677 hrss701 sntrup761	Work Our [4] Our [4] [5] Our	N ⁻ Freq 350 350 350 350 285 350	LUT 20051 23689 29935 27790 37702 32301 29074	FF 17379 21286 19511 24979 34441 22724 26474	Psulat Area Slice 4472 5426 5217 6257 8032 5432 6808	tion DSP 509 677 45 701 45 9 821	BRAM 5.5 6.0 2.5 6.0 2.5 3.5 6.0	Late CC 4678 6163 7522 7606 8826 10989 7521	ncy μs 13.3 17.6 25.1 21.7 29.4 38.6 21.4	AT prod. 59 95 130 135 236 209 146	

ASP-DAC 2023, Tokyo

Francesco Antognazza

Conclusions

ASP-DAC 2023, Tokyo Francesco Antognazza A Flexible ASIC-oriented Design for a Full NTRU Accelerator

Conclusions

- designed the first fully-fledged ASIC-oriented implementation of the NTRU cryptoscheme presented at NIST post-quantum cryptography contest
- the HDL description has been developed with the main goal to ease the flexibility of the design in order to perform DSE
 - reduced time to complete a design with new trade-offs coming from the update of any inner component
- the latency and Area×Time products of our speed-oriented FPGA designs outperform current state-of-the-art solutions
- the figures of merit of our solutions compare quite favorably with optimized software solutions on µC and general-purpose CPUs

Francesco Antognazza

PhD student - Politecnico di Milano email: francesco.antognazza@polimi.it

References I

- [1] Matthias J. Kannwischer et al. *PQM4: Post-quantum crypto library for the ARM Cortex-M4*. https://github.com/mupq/pqm4.
- [2] VAMPIRE lab. SUPERCOP: System for Unified Performance Evaluation Related to Cryptographic Operations and Primitives. 2022. URL: https://bench.cr.yp.to/results-kem.html.
- [3] Andreas Hülsing et al. "High-Speed Key Encapsulation from NTRU". In: *CHES 2017*. Vol. 10529. LNCS. 2017.
- [4] Viet Ba Dang, Kamyar Mohajerani, and Kris Gaj. "High-Speed Hardware Architectures and FPGA Benchmarking of CRYSTALS-Kyber, NTRU, and Saber". In: *IACR Cryptol. ePrint Arch.* (2021). URL: https://eprint.iacr.org/2021/1508.
- [5] Bo-Yuan Peng et al. "Streamlined NTRU Prime on FPGA". In: IACR Cryptol. ePrint Arch. (2021). URL: https://eprint.iacr.org/2021/1444.

References II

[6] Zhenhui Qin et al. "A Compact Full Hardware Implementation of PQC Algorithm NTRU". In: 2021 International Conference on Communications, Information System and Computer Engineering (CISCE). 2021, pp. 792–797. Arithmetic in polynomial ring $\mathcal{R}_q = \mathbb{Z}_q / \langle x^n - 1 \rangle$ - DSE results ²⁷



Figure: Time-Area chart comparing different polynomial multiplier architectures when implemented on a Xilinx UltraScale+ FPGA. For the x-net algorithm, we load 4 small coefficient each clock cycle.

ASP-DAC 2023, Tokyo Francesco Antognazza A Flexible ASIC-oriented Design for a Full NTRU Accelerator

Detects if a malformed ciphertext was received, protecting from attacks with an implicit rejection mechanism

Parallel checks performed

- α : checks for coefficients in $\{-1, 0, 1\}$
- β: counts the number of coefficients equal to 1
- γ : counts the number of coefficients equal to -1
- δ : accumulates the sum the first n 1 polynomial coefficients

$$\begin{array}{ll} \mathbf{a} \in \mathcal{S}_{p} & \text{iif } \alpha == \top \\ \mathbf{a} \in \mathcal{S}_{p} \wedge ||\mathbf{a}|| \text{ valid} & \text{iif } (\alpha == \top) \wedge (\beta == w/2) \wedge (\gamma == w/2) \\ \mathbf{a} \mod (q, \Phi_{1}) == 0 & \text{iif } \delta == a_{n-1} \end{array}$$

More coefficients could be read out from memory each clock cycle to speed-up the validation

Table: Comparison of used algorithmms to perform multiplications, lifting of polynomials, sampling of coeffcients, and PRNG demands. Multiplier architectures: x-net (X), Comba (C), symmetric Comba (SC), serial Karatsuba (SK), Toom-Cook 3-way (TC3), odd-even Karatsuba (OEK)

Work	Scheme enc/dec	small-to-larg multiplier	larg-to-larg multiplier	variable-weight sampler	fixed-weight sampler	PRNG bit size	TRNG throughput	Lift algorithm
[4]	KEM	х	TC3 + OEK	modulo	merge-sort	31160	high	using SL multiplier
[6]	DPKE	Х	Х	n.a.	n.a.	n.a.	n.a.	n.a.
Our	KEM	X, C, SC, SK	X, C, SC, SK	rejection	Fisher-Yates	14482	12-14 bits/CC	multiplication-less
Our	KEM	X, C, SC, SK	X, C, SC, SK	modulo	Fisher-Yates	18860	18-26 bits/CC	multiplication-less

- TRNG bit size are calculated for NTRU HPS SL5 parameter set, which is the worst case scenario
- given the probabilistic nature of the Knuth and rejection sampling algorithms, we considered the worst-case scenario
- on average our throughput consumption is typically lower, and as low as 5 bits per clock cycle
- throughput for other works using inverted sorting is reasonably high due to requiring a block of 24600 bits of randomness immediately at the beginning of the algorithm