

### **A Flexible ASIC-oriented Design for a Full NTRU Accelerator**

*Francesco Antognazza*, Alessandro Barenghi, Gerardo Pelosi, Ruggero Susella

*ASP-DAC 2023, Tokyo*

#### **Background <sup>2</sup>**

NTRU KEM hard problem:

- given a poly **h** = **g** −1 · **f**, find **f** and **g** with small coefficients
- **can be reduced to solve SVP or** CVP over a lattice

Main features:

- faster than RSA
- 699-1230 B public key/ciphertext
- **patent-free**

Standards and applications:

- **IEEE 1363.1 (NTRU ver. 2008)**
- **n** mainline in OpenSSH (NTRU Prime NIST 2022)
- ongoing IETF RFC preparation (NTRU HPS/HRSS NIST 2022)





#### **Background <sup>3</sup>**

#### **Challenges and goals**

- NTRU candidate in NIST PQC contest: NTRU HPS (AES-{128,192,256} equiv. params) and NTRU HRSS (AES-192 equiv. params.)
- **flexible architecture to perform a design space exploration** 
	- completely decoupled modules to easily replace any algorithm
	- modules scaling performance with the memory bus widths
- target an ASIC oriented design

#### **Results improving state-of-the-art**

- $\blacksquare$  the latency and Area $\times$ Time products of our speed-oriented FPGA designs outperform current state-of-the-art solutions
- **E** area optimized design only 20% larger than the inner SHA-3 module

*e.g. for encap ntruhps2048677 462 kCC @ 750 MHz vs. 820 kCC @ 24 MHz ARM C-M4 [\[1\]](#page-40-0)*

speed oriented design against Intel Xeon E3-1220 (Haswell) [\[2\]](#page-40-1)

*more than* 1*.*47× *(encap) and* 2*.*19× *(decap) for NTRU HPS*

#### **Outline <sup>4</sup>**

- *1.* NTRU parameters
- *2.* Encapsulation and decapsulation algorithms
- 3. Arithmetic modules in the polynomial ring  $\mathcal{R}_q = \mathbb{Z}_q / \langle x^n 1 \rangle$ 
	- adder • lift/embed
	- multiplier • sampler
- *4.* Scheduling of encap and decap inner operations
- *5.* Design Space Exploration results
- *6.* Conclusions

NTRU makes use of arithmetic in the quotient polynomial ring  $\mathcal{R} = \mathbb{Z} [x] / \langle x^n - 1 \rangle$  with  $(x^n - 1) = \Phi_1 \Phi_n$ *n* ∈ {509*,* 677*,* 701*,* 821} primes ⇒ Φ1Φ*<sup>n</sup>* are irreducible **f** ∈  $\mathcal{R},$  **f** =  $f_{n-1}x^{n-1} + \ldots + f_0$  equiv. to **f** ∈  $\mathbb{Z}^n$ , **f** =  $(f_{n-1}, \cdots, f_0)$ 

NTRU makes use of arithmetic in the quotient polynomial ring  $\mathcal{R} = \mathbb{Z} [x] / \langle x^n - 1 \rangle$  with  $(x^n - 1) = \Phi_1 \Phi_n$ *n* ∈ {509*,* 677*,* 701*,* 821} primes ⇒ Φ1Φ*<sup>n</sup>* are irreducible **f** ∈  $\mathcal{R},$  **f** =  $f_{n-1}x^{n-1} + \ldots + f_0$  equiv. to **f** ∈  $\mathbb{Z}^n$ , **f** =  $(f_{n-1}, \cdots, f_0)$ The inner workings of the scheme are over:  $\mathcal{R}_q = \mathbb{Z}_q [x] / \langle \Phi_1 \Phi_n \rangle$   $\mathcal{S}_q = \mathbb{Z}_q [x] / \langle \Phi_n \rangle$   $\mathcal{S}_n = \mathbb{Z}_n [x] / \langle \Phi_n \rangle$ 

NTRU makes use of arithmetic in the quotient polynomial ring

$$
\mathcal{R} = \mathbb{Z}\left[x\right]/\left\langle x^n - 1\right\rangle \quad \text{ with } \left(x^n - 1\right) = \Phi_1 \Phi_n
$$

*n* ∈ {509*,* 677*,* 701*,* 821} primes ⇒ Φ1Φ*<sup>n</sup>* are irreducible

**f** ∈  $\mathcal{R},$  **f** =  $f_{n-1}x^{n-1} + \ldots + f_0$  equiv. to **f** ∈  $\mathbb{Z}^n$ , **f** =  $(f_{n-1}, \cdots, f_0)$ The inner workings of the scheme are over:  $\mathcal{R}_q = \mathbb{Z}_q [x] / \langle \Phi_1 \Phi_n \rangle$   $\mathcal{S}_q = \mathbb{Z}_q [x] / \langle \Phi_n \rangle$   $\mathcal{S}_n = \mathbb{Z}_n [x] / \langle \Phi_n \rangle$ 

- **large** polynomial: coefficients in  $\mathbb{Z}_q$ ,  $q \in \{2048, 4096, 8192\}$
- **small** polynomial: coefficients in  $\mathbb{Z}_p = \mathbb{Z}_3$ 
	- **fixed-weight**: exhibit *d* ∈ {127*,* 255} coefficients eq. to 1 and −1
	- **variable-weight**: unconstrained number of non-null coefficients

NTRU makes use of arithmetic in the quotient polynomial ring

$$
\mathcal{R} = \mathbb{Z}\left[x\right]/\left\langle x^n - 1\right\rangle \quad \text{ with } \left(x^n - 1\right) = \Phi_1 \Phi_n
$$

*n* ∈ {509*,* 677*,* 701*,* 821} primes ⇒ Φ1Φ*<sup>n</sup>* are irreducible

**f** ∈  $\mathcal{R},$  **f** =  $f_{n-1}x^{n-1} + \ldots + f_0$  equiv. to **f** ∈  $\mathbb{Z}^n$ , **f** =  $(f_{n-1}, \cdots, f_0)$ The inner workings of the scheme are over:  $\mathcal{R}_q = \mathbb{Z}_q [x] / \langle \Phi_1 \Phi_n \rangle$   $\mathcal{S}_q = \mathbb{Z}_q [x] / \langle \Phi_n \rangle$   $\mathcal{S}_p = \mathbb{Z}_p [x] / \langle \Phi_n \rangle$ 

- **large** polynomial: coefficients in  $\mathbb{Z}_q$ ,  $q \in \{2048, 4096, 8192\}$
- **small** polynomial: coefficients in  $\mathbb{Z}_p = \mathbb{Z}_3$ 
	- **fixed-weight**: exhibit *d* ∈ {127*,* 255} coefficients eq. to 1 and −1
	- **variable-weight**: unconstrained number of non-null coefficients

Further constraints to make a deterministic cryptographic scheme:

gcd $(p, q) = 1, p \ll q$  g  $q > (6d + 1)p$ 

NTRU makes use of arithmetic in the quotient polynomial ring

$$
\mathcal{R} = \mathbb{Z}\left[x\right]/\left\langle x^n - 1\right\rangle \quad \text{ with } \left(x^n - 1\right) = \Phi_1 \Phi_n
$$

*n* ∈ {509*,* 677*,* 701*,* 821} primes ⇒ Φ1Φ*<sup>n</sup>* are irreducible

**f** ∈  $\mathcal{R},$  **f** =  $f_{n-1}x^{n-1} + \ldots + f_0$  equiv. to **f** ∈  $\mathbb{Z}^n$ , **f** =  $(f_{n-1}, \cdots, f_0)$ The inner workings of the scheme are over:  $\mathcal{R}_q = \mathbb{Z}_q [x] / \langle \Phi_1 \Phi_n \rangle$   $\mathcal{S}_q = \mathbb{Z}_q [x] / \langle \Phi_n \rangle$   $\mathcal{S}_p = \mathbb{Z}_p [x] / \langle \Phi_n \rangle$ 

- **large** polynomial: coefficients in  $\mathbb{Z}_q$ ,  $q \in \{2048, 4096, 8192\}$
- **small** polynomial: coefficients in  $\mathbb{Z}_p = \mathbb{Z}_3$ 
	- **fixed-weight**: exhibit *d* ∈ {127*,* 255} coefficients eq. to 1 and −1
	- **variable-weight**: unconstrained number of non-null coefficients

Further constraints to make a deterministic cryptographic scheme:

gcd $(p, q) = 1, p \ll q$  g  $q > (6d + 1)p$ 

<code>The NTRU KEM scheme employs  $k_\text{pub} = \textbf{h}$ , with  $\textbf{h} = \textbf{g}^{-1} \cdot \textbf{f}$ , where  $\textbf{f}$ </code> and **g** are small polys and **h** is a large poly,  $k_{\text{priv}} = f$ 

# Encap and decap algorithms

#### **Key Encapsulation Mechanism (KEM) <sup>6</sup>**

#### **Encapsulation**

```
Input: public key: h<sup>pkd</sup>Output: ciphertext c^{\text{pkd}}session key: k kept by sender
\textit{coins} \overset{\$}{\leftarrow} \{0,1\}^{320}(\mathbf{r}, \mathbf{m}) \leftarrow SAMPLE_rm(coins) /* sample of two random small polynomials */
r^{\text{pkd}} \leftarrow \textsf{PACK}_p(r), m^{\text{pkd}} \leftarrow \textsf{PACK}_p(m)k \leftarrow \text{SHA3-256}(r^{\text{pkd}}||m^{\text{pkd}})\textsf{h} \leftarrow \textsf{UNPACK}_q(h^{\text{pkd}})m' \leftarrow \text{Lift}(m) /* Lift to \mathcal{R}_q ring */
c ← (\mathbf{r} \circledast \mathbf{h} + \mathbf{m}') mod (q, x^n - 1) /* small-by-large multiplication, addition */
c^{\text{pkd}} \leftarrow \textsf{PACK}_q(c)return c
pkd
, k
```


#### **Decapsulation**

 ${\sf Input:}$  private key:  $f_{\sf p}^{\rm pkd}, f_{\sf p}^{\rm pkd}, h_{\sf q}^{\rm pkd},$  256-bit string  $s$ ciphertext:  $c^{\text{pkd}}$ **Output:** session key: *k* kept by receiver  $\textbf{f} \leftarrow \textsf{UNPack}_\rho(f^{\text{pkd}}), \, \textbf{f}_\rho \leftarrow \textsf{UNPack}_\rho(f^{\text{pkd}}_\rho)$  $\textsf{h}_q \leftarrow \textsf{UNPACK}_q(h_q^{\text{pkd}})$ ,  $\textsf{c} \leftarrow \textsf{UNPACK}_q(c^{\text{pkd}})$  $\mathbf{a} \leftarrow (\mathbf{c} \circledast \mathbf{f}) \mod (q, x^n - 1)$ **a** ← (c **n** + (c **n** + (a **m** ← (**a**  $\circledast$  **f**<sub>*p*</sub>) mod (*p*,  $\Phi$ <sub>*n*</sub>) <br>**m'** ← Lift(**m**) /\* lift to  $R_o$  ring \*/<br>/\* Lift to  $R_o$  ring \*/  $/*$  Lift to  $\mathcal{R}_q$  ring \*/ **r** ←  $((c - m') ∅ h_q)$  mod  $(q, Φ_n)$  /\* subtraction, large-by-large multiplication \*/  $r^{\text{pkd}} \leftarrow \textsf{PACK}_p(\mathbf{r}), m^{\text{pkd}} \leftarrow \textsf{PACK}_p(\mathbf{m})$  $k_1 \leftarrow \mathsf{SHA3\text{-}256}(r^{\text{pkd}}||m^{\text{pkd}}), k_2 \leftarrow \mathsf{SHA3\text{-}256(s||c^{\text{pkd}})}$ **if c**  $\neq$  0 mod (*q*,  $\Phi$ <sub>1</sub>) ∨ (**r**, **m**)  $\notin$   $\mathcal{L}_r$  ×  $\mathcal{L}_m$  then return  $k_1$  else return  $k_2$ 

# Arithmetic modules in the polynomial ring  $\mathcal{R}_q = \mathbb{Z}_q/\langle x^n - 1 \rangle$

**Arithmetic in polynomial ring**  $\mathcal{R}_q = \mathbb{Z}_q / \langle x^n - 1 \rangle$ 

#### **Polynomial addition**

Let **a**, **b** be two polynomials in  $\mathcal{R}_q$ , their sum  $\mathbf{c} = \mathbf{a} + \mathbf{b}$  has coefficients

$$
c_k \equiv_q a_k + b_k, \quad \forall k \in \{0, \ldots, n-1\}
$$

#### **Polynomial product (circular convolution)**

Let **a**, **b** be two polynomials in  $\mathcal{R}_q$ , their product  $\mathbf{c} = \mathbf{a} \otimes \mathbf{b}$  has coefficients

$$
c_k \equiv_q \sum_{i+j \equiv k \bmod n} a_i \cdot b_j, \quad \forall k \in \{0, \ldots, n-1\}
$$

Operands and result are stored in three simple dual port memories

### **Polynomial multiplier in**  $\mathcal{R}_q = \mathbb{Z}_q / \langle x^n - 1 \rangle$  - Comba algorithm solu

Computes results in R*<sup>q</sup>* with minimum write access number **Input:**  $\mathbf{a} \in \mathcal{R}_q$ ,  $\mathbf{b} \in \mathcal{R}_q$ **Output:**  $c \in \mathcal{R}_q \mid c = a \circledast b$ **for**  $i := 0$  **to**  $(n - 1)$  **do**  $c_i \leftarrow \sum_{k=0}^i a_k \cdot b_{i-k}$ **for** *i* := *n* **to** (2*n* − 2) **do**  $c_{i-n}$ ←  $c_{i-n}$  +  $\sum_{k=i+1-n}^{n-1} a_k \cdot b_{i-k}$ **return c** MUL D Q accumulato aj  $\overline{p}$ ADD  $c_{k}$ 



**Polynomial multiplier in**  $\mathcal{R}_q = \mathbb{Z}_q / \langle x^n - 1 \rangle$  - x-net algorithm states

**, <b>a** copied in FFs **c** in FFs copied to memory One coeff. of **b** processed per CC by *n* MAC units **Input:**  $\mathbf{a} \in \mathcal{R}_q$ ,  $\mathbf{b} \in \mathcal{R}_q$ **Output:**  $c \in \mathcal{R}_q \mid c = a \circledast b$ 

**forall**  $c_i$  **in c do**  $c_i \leftarrow 0$ **for** *j* := *n* − 1 **to** 0 **do parallel for** *i* := 0 **to** *n* − 1 **do**  $C_{(i+i) \text{ mod } n} \leftarrow C_{(i+i) \text{ mod } n} + a_i \cdot b_j$ **return c**





**Polynomial multiplier in**  $\mathcal{R}_q = \mathbb{Z}_q / \langle x^n - 1 \rangle$  - x-net algorithm states

Reduction in  $\mathcal{R}_q$ *, i.e.mod*  $x^n - 1$ *, is performed at every CC by adopting* a LFSR structure with a trivial feedback network



The modular multiplication between polynomials with *n* coefficients is performed in *n* CC

#### **Realizing a small by large polynomial multiplication <sup>10</sup>**

 $\mathbf{c} = \mathbf{a} \circledast \mathbf{b}$  a $\in \mathcal{R}_p = \mathbb{Z}_3[x]/\langle x^n - 1 \rangle$  b,  $\mathbf{c} \in \mathcal{R}_q$ 

replace the scalar multiplier with a MUX selecting among  $\{-b_i, 0, b_i\}$ 

#### *x***-net based multiplier**

- copy the small polynomial **a** locally into the LFSR
- $\blacksquare$  load multiple **a** coeff. per clock cycle
- compute once  $-b_i$  and distribute  $\{-b_i, b_i\}$  to the mul. units
- mitigate net delay of distributing a single **b** coeff. per CC by replicating control and data registers



#### **Lift**

NTRU HPS and HRSS actually use three polynomial rings:

$$
\mathcal{R}_q = \mathbb{Z}_q \left[ x \right] / \left\langle \Phi_1 \Phi_n \right\rangle \qquad \mathcal{S}_q = \mathbb{Z}_q \left[ x \right] / \left\langle \Phi_n \right\rangle \qquad \mathcal{S}_p = \mathbb{Z}_p \left[ x \right] / \left\langle \Phi_n \right\rangle
$$

The Lift operation maps elements  $\mathbf{a} \in \mathcal{S}_p$  in larger rings  $\mathcal{R}_q$  such that

$$
\mathbf{a}' \leftarrow \mathtt{Lift}(\mathbf{a}) \Rightarrow \mathbf{a}' \bmod (p, \Phi_n) = \mathbf{a}
$$

In HPS a Lift is the sign extension of the coefficients, whereas in HRSS

$$
\mathtt{Lift} : \mathbf{a} \rightarrow \Phi_1 \cdot ((\mathbf{a}/\Phi_1) \text{ mod } (p, \Phi_n))
$$

#### **Embed**

Two maps are used, taking an element *a* from the larger ring  $\mathcal{R}_q$  to the smaller ones  $S_q$  and  $S_p$ , performing **a** mod  $(q, \Phi_p)$  and **a** mod  $(p, \Phi_q)$ , respectively

#### **Computing lift**  $S_p \mapsto \mathcal{R}_q$   $\hspace{1cm}$  12

We implemented the algorithm of the NTRU HRSS paper of Hülsing et al. [\[3\]](#page-40-2), which computes Lift as a sequence of additions

**Input:**  $\mathbf{a} \in \mathcal{S}_p, p = 3$ **Output:**  $\mathbf{b} \in \mathcal{R}_a \mid \mathbf{b} \bmod (p, \Phi_a) = \mathbf{a}$ **for**  $i := 0$  **to**  $(n - 2)$  **do** *c<sub>i</sub>* ←  $(1-i)$  mod  $p$   $\rightarrow$  **c** ← 1/ $\Phi_1$  mod  $(p, \Phi_n)$  for NTRU parameters; dynamically generated **for**  $i := 0$  **to**  $(p - 1)$  **do**  $d_i \leftarrow \left\langle x^i \bar{\mathbf{c}}, \mathbf{a} \right\rangle$  , and  $\mathbf{a}$  inner-product as sum or sub of  $\mathbf{a}$  coeff.;  $x^i \bar{\mathbf{c}} \in \{-1,0,1\}$  as  $p=3$ **for**  $i := p$  **to**  $(n - 1)$  **do**  $d_i \leftarrow d_{i-p} - \sum_{j=0}^{p-1} a_{i-j}$  $d_0 \leftarrow d_0 - d_{n-1} \text{ mod } p$  $b_0 \leftarrow -d_0$ **for**  $i := 1$  **to**  $(n - 1)$  **do**  $d_i \leftarrow d_i - d_{n-1}$  mod *p*  $b_i \leftarrow d_{i-1} - d_i \mod q$  **b** multiplication by  $\Phi_1$ **return b**

2 poly multiplications are executed as 8*n* scalar additions/subtractions

Moving from ring  $R$  to S is efficiently performed subtracting the coefficient with highest grade *x n*−1 to all the others

If  $S = S_p$  the coefficient-wise reductions modulo p are computed with a pipelined Mersenne prime reduction algorithm (with  $p = 3$  it exhibits smallest area)



#### **Random polynomial in**  $S_p$  from a uniform distribution of coins  $14$



#### **Random polynomial in**  $S_p$  from a uniform distribution of coins  $14$



#### **Variable-weight small polynomials**

Two strategy for sampling each small ternary coefficients:

- $\blacksquare$  reduce an 8-bit number **modulo** 3 through a Mersenne prime algorithm (constant execution time, approximated uniform distribution)
- **rejection** of the single invalid encoding in a 2-bit number (fewer bits from PRNG, perfect uniform distribution, variable execution time)

In both cases, the parallel computation of more than one coefficient is limited only by the pressure onto the PRNG

#### **Random polynomial in**  $S_p$  from a uniform distribution of coins  $14$



#### **Variable-weight small polynomials**

Two strategy for sampling each small ternary coefficients:

- $\blacksquare$  reduce an 8-bit number **modulo** 3 through a Mersenne prime algorithm (constant execution time, approximated uniform distribution)
- **rejection** of the single invalid encoding in a 2-bit number (fewer bits from PRNG, perfect uniform distribution, variable execution time)

In both cases, the parallel computation of more than one coefficient is limited only by the pressure onto the PRNG

#### **Fixed-weight small polynomials**

Generate a polynomial with the first *d* coefficients set as 1, and the following *d* coefficients set as -1, then scramble it

When caches are not in use, the Fisher-Yates shuffle algorithm is safe to use as memory has a constant time access

# Scheduling of encap and decap

#### **Memory constraints 15**



#### **Memory constraints 15**



### **Memory size constraint (variable liveness)**



#### **Encapsulation 16**



Figure: Schedule of the NTRU KEM with a x-net multiplier (x axis represents the CC)

#### **Encapsulation <sup>16</sup>**



Figure: Schedule of the NTRU KEM with a x-net multiplier (x axis represents the CC)

#### **Decapsulation 17**



Figure: Schedule of the NTRU HPS KEM with a x-net multiplier (x axis represents the CC)

# Design Space Exploration results

We have conducted a Design Space Exploration for the encapsulation and decapsulation operations on a ZYNQ UltraScale+ FPGA to compare with the current state-of-the-art, separating the top-level modules of encap and decap

DSE parameters:

- all NTRU NIST parameter sets
- **x-net** and **Comba** polynomial multiplier algorithms
- variable-weight sampler based on **rejection** or **modulo** algorithms
- **E** varying the memory access width per arithmetic unit component

#### **Design space exploration on FPGA - NTRU KEM encapsulation <sup>19</sup>**

Table: **DSE of encapsulation** module for Security Level 3 (equiv. AES-192) NTRU HPS and HRSS. Parameters: multiplier architecture (Comba, *x*-net); transfer width (tw) for multiplier input operand (op1) and result (res), adder, session key generator (skg); polynomial sampler (Modulo, Rejection). Target frequencies reached: **400 MHz**, Area-Time product as latency (us)  $\times$  kSlice



For reference, the area occupied by the Keccak-512 module included in the result figures is 5368 LUTs and 2713 FFs

Table: **DSE of decapsulation** module for Security Level 3 (equiv. AES-192) NTRU HPS and HRSS. Parameters: multiplier architecture (Comba, *x*-net); transfer width (tw) for multiplier input operand (op1) and result (res), adder, session key generator (skg), validator (val). Target frequencies reached: **350 MHz** (*x*-net) and **400 MHz** (Comba). Area-Time product computed as latency ( $\mu$ s)  $\times$  kSlice



For reference, the area occupied by the Keccak-512 module included in the result figures is 5368 LUTs and 2713 FFs

#### **<sup>21</sup> First ASIC implementation results using a 40 nm library**



Table: **encapsulation** reached **750** and **700 MHz** for area constrained and fast designs, respectively

Table: **decapsulation** reached **750** and **650 MHz** for area constrained and fast designs, respectively



#### **Comparison with the state-of-the-art <sup>22</sup>**





# **Conclusions**

#### **Conclusions <sup>23</sup>**

- designed the first fully-fledged ASIC-oriented implementation of the NTRU cryptoscheme presented at NIST post-quantum cryptography contest
- $\blacksquare$  the HDL description has been developed with the main goal to ease the flexibility of the design in order to perform DSE
	- reduced time to complete a design with new trade-offs coming from the update of any inner component
- $\blacksquare$  the latency and Area $\times$ Time products of our speed-oriented FPGA designs outperform current state-of-the-art solutions
- $\blacksquare$  the figures of merit of our solutions compare quite favorably with optimized software solutions on *µ*C and general-purpose CPUs

### Francesco Antognazza

PhD student - Politecnico di Milano email: francesco.antognazza@polimi.it

### **References <sup>25</sup> I**

- <span id="page-40-0"></span>[1] Matthias J. Kannwischer et al. *PQM4: Post-quantum crypto library for the ARM Cortex-M4*. <https://github.com/mupq/pqm4>.
- <span id="page-40-1"></span>[2] VAMPIRE lab. *SUPERCOP: System for Unified Performance Evaluation Related to Cryptographic Operations and Primitives*. 2022. URL: <https://bench.cr.yp.to/results-kem.html>.
- <span id="page-40-2"></span>[3] Andreas Hülsing et al. "High-Speed Key Encapsulation from NTRU". In: *CHES 2017*. Vol. 10529. LNCS. 2017.
- <span id="page-40-3"></span>[4] Viet Ba Dang, Kamyar Mohajerani, and Kris Gaj. "High-Speed Hardware Architectures and FPGA Benchmarking of CRYSTALS-Kyber, NTRU, and Saber". In: *IACR Cryptol. ePrint Arch.* (2021). URL: <https://eprint.iacr.org/2021/1508>.
- <span id="page-40-4"></span>[5] Bo-Yuan Peng et al. "Streamlined NTRU Prime on FPGA". In: *IACR Cryptol. ePrint Arch.* (2021). URL: <https://eprint.iacr.org/2021/1444>.

### **References <sup>26</sup> II**

<span id="page-41-0"></span>[6] Zhenhui Qin et al. "A Compact Full Hardware Implementation of PQC Algorithm NTRU". In: *2021 International Conference on Communications, Information System and Computer Engineering (CISCE)*. 2021, pp. 792–797.

Arithmetic in polynomial ring  $\mathcal{R}_q = \mathbb{Z}_q / \langle x^n - 1 \rangle$  - DSE results  $^{27}$ 



Figure: Time-Area chart comparing different polynomial multiplier architectures when implemented on a Xilinx UltraScale+ FPGA. For the x-net algorithm, we load 4 small coefficient each clock cycle.

Detects if a malformed ciphertext was received, protecting from attacks with an implicit rejection mechanism

#### **Parallel checks performed**

- $\alpha$ : checks for coefficients in {−1, 0, 1}
- **■** *β*: counts the number of coefficients equal to 1
- **■** *γ*: counts the number of coefficients equal to –1
- *δ*: accumulates the sum the first *n* − 1 polynomial coefficients

**a**  $\in$   $S_n$  iif  $\alpha = \top$  $\mathbf{a} \in \mathcal{S}_p \wedge ||\mathbf{a}||$  valid iif  $(\alpha == \top) \wedge (\beta == w/2) \wedge (\gamma == w/2)$ **a** mod  $(q, \Phi_1) == 0$  iif  $\delta == a_{n-1}$ 

More coefficients could be read out from memory each clock cycle to speed-up the validation

Table: Comparison of used algorithmms to perform multiplications, lifting of polynomials, sampling of coeffcients, and PRNG demands. Multiplier architectures: x-net (X), Comba (C), symmetric Comba (SC), serial Karatsuba (SK), Toom-Cook 3-way (TC3), odd-even Karatsuba (OEK)



- TRNG bit size are calculated for NTRU HPS SL5 parameter set, which is the worst case scenario
- given the probabilistic nature of the Knuth and rejection sampling algorithms, we considered the worst-case scenario
- on average our throughput consumption is typically lower, and as low as 5 bits per clock cycle
- **throughput for other works using inverted sorting is reasonably** high due to requiring a block of 24600 bits of randomness immediately at the beginning of the algorithm